We have developed a novel fabrication process for ultra-small, full-epitaxial NbN Josephson junctions on a silicon (Si) substrate. A full-epitaxial NbN/AlN/NbN tri-layer was grown on a Si (100) wafer with a (200)-oriented TiN buffer layer. It was patterned into Josephson junctions by an electron beam lithography (EBL) for junction definition followed by a reactive ion etch (RIE). A chemical mechanical polishing (CMP) process and an additional RIE by using CHF3 gas formed reliable electrical contacts between the junction counter electrodes and the wiring layer. All fabricated junctions, with a junction size down to 0.27 m in diameter, showed excellent current-voltage characteristics with a clear gap structure and a small sub-gap leakage current. The dielectric layer of SiO2 that served as an insulator between base and counter electrodes was removed in a wet etching process using a buffered HF solution. We have confirmed that the quality of the junctions was maintained after the removal of the SiO2 dielectric layer.
Introduction
Nitride superconductors, including niobium nitride (NbN), titanium nitride (TiN), and niobium titanium nitride (NbTiN), have been used in a wide variety of applications, due to the high transition temperature, Tc, and large superconducting energy gap, 2. Applications include superconductor-insulator-superconductor (SIS) mixers [1] , superconducting singleflux quantum circuits (SFQ) [2] , superconducting nanowire single-photon detector (SNSPD) [3] , and microwave kinetic inductance detectors (MIDs) [4] , We have developed NbN/AlN/NbN epitaxial junctions for superconducting quantum bit (qubit) as an alternative technology for Al/AlOx/Al junctions [5] [6] [7] . The Al/AlOx/Al junction has been used for most studies of superconducting qubit systems to date [8] [9] [10] [11] because the AlOx tunnel barrier is a stable passivity and ultra-small Al-junctions can be easily fabricated by an electron beam lithography (EBL) and an angle evaporation. However, the amorphous AlOx tunnel barrier fabricated by the oxidization of an evaporated Al layer contains microscopic two-level systems (TLSs) that are well-known decoherence sources in superconducting qubits. Among many efforts to eliminate the impact of TLSs on qubit coherence time, developing full-epitaxial tunnel junction is one of the important approaches [12] . Full-epitaxial NbN/AlN/NbN tunnel junction would provide a similar solution to that extend, where the AlN tunnel barrier can grow in a cubic structure instead of a stable hexagonal bulk phase with the piezoelectricity [13] . We successfully observed clear Rabi oscillation in the transmon qubit consisting of epitaxial NbN/AlN/NbN junctions. However, the obtained energy relaxation time T1 was about 500 ns due to a large dielectric loss from the MgO substrate and the MgO/NbN interface [6] . To reduce the substrate related loss, we have developed the growth technique of a full-epitaxial NbN/AlN/NbN tri-layer on a single-crystal Si (100) wafer by using a (200)-oriented TiN film as a buffer layer [14, 15] .
While the fabricated NbN/AlN/NbN epitaxial junctions have shown promising results, challenges remain in developing a reliable fabrication process for sub-micron or deep-submicron junctions as required in large scale superconducting qubit circuit. We have developed a new fabrication process for deep-sub-micron Josephson junctions by using an electron beam (EB) lithography and planarization process with chemical mechanical polishing (CMP), as described in the following section. Full-epitaxial NbN/AlN/NbN junctions with low leakage current were successfully fabricated with a junction size as small as 0.27 m in diameter. After measuring the current-voltage (I-V) characteristics of the junction, the SiO2 dielectric layer, which served as the isolation between the base electrode and the wiring layer, was removed in a buffered HF solution. The I-V characteristics were re-measured and compared to the original properties.
Fabrication Process

Preparation of full-epitaxial NbN/AlN/NbN tri-layer
Details of the fabrication process of full-epitaxial NbN/AlN/NbN tri-layer structure on a Si (100) wafer can be found in our early report [14, 15] . Firstly, a 40-nm-thick TiN film was deposited on a hydrogen-terminated Si substrate at a substrate temperature of 850°C with a total outgas pressure of 1×10 -6 Pa by dc magnetron sputtering method. The background pressure without substrate heating was better than 8×10 -8 Pa. X-ray diffraction (XRD) analysis to that of on a MgO (100) substrate [13] . We examined the crystal structure of NbN/AlN/NbN tri-layer by XRD analysis and could not identify any other peaks apart from a single (200) peak, which suggests the growth of a cubic structure of AlN barrier with a thickness up to 2 nm. Additional information regarding the AlN thickness dependence of the crystal structure of the counter NbN electrode, as well as the crystal structure of the AlN tunnel barrier, can be found in our early work [9, 11] . The SiO2 was deposited by rf sputtering to provide the interlayer isolation between the base electrodes and the wiring layer. Here, the thickness of SiO2 was determined from the thickness of the tri-layer, including the TiN buffer layer, the over-etched Si, and an additional 100 nm for the following planarization process by CMP. A total thickness of 500 nm SiO2 was deposited. To avoid the pattern size dependence of the polishing rate in the CMP process, we employed a caldera-based planarization that has been developed for the SFQ circuitry process [17, 18] . Caldera walls with a width of 1.5 m were created at the edges of base electrodes by RIE. By etching the SiO2 for an appropriate time, the surface of SiO2 on the base electrode is approximately at the same height as the surface of SiO2 on the Si wafer, as shown in figure   1 (e) . Then, the wafer was planarized by CMP in a TRCP380 CMP system (Techno Rize Inc.).
Fabrication of small Josephson junctions with a planarization process
As a result, as illustrated in figure 1(f Finally, a NbTiN wiring layer with a thickness of 300 nm was deposited and patterned. We measured the I-V characteristics of the junction in a liquid helium environment. Unwanted TLSs in the amorphous SiO2 can contribute towards a significant dielectric loss at low microwave powers and low temperatures. To remove the SiO2 dielectric layer, we immersed the sample in a buffered HF (BHF) for 10 minutes. Figure 2 shows the scanning electron microscope (SEM) images of the fabricated junctions with the design junction sizes of 0.7 m and 0.4 m in diameters after removing the SiO2 interlayer. Both junctions are somewhat smaller than the designed sizes because of the shrinkage during the junction RIE process. The estimation of the actual junction size from its electrical properties will be described in the next section. 
Electrical properties of
Size dependence of junction properties
The novel junction fabrication process using EBL and planarization offers a high device yield for all junctions with designed junction sizes from 20×20 m 2 to as small as 0.4 m in diameter. Figure 4 shows I-V characteristics after removing the SiO2 for the fabricated junctions with a variety of junction sizes. All junctions show a clear gap structure. The critical current density, Jc, of the junction is defined as Ic/A, where Ic is the critical current of tunnel junction, and A is the junction area. However, due to thermal or environmental noise in our measurement system, direct measuring Ic for values less than 1  was difficult. Therefore, we extracted Ic from the Ambegaokar-Baratoff relation, Igπ/4, where Ig is the quasiparticle current measured at the gap voltage [19] .
In figure 4 , the RNA product and Jc have been calculated for junctions with different sizes.
Both the RNA product and Jc should be constant regardless of the junction size [20] . However, the result in figure 4 indicates that the RNA product increases, and Jc decreases, as the junction size decreases. This suggests that the actual junction areas are smaller than the designed values because of shrinkage from over-etching the junction during RIE, rather than the high accurate EBL.
In figure 5 , we plot the junction area dependence of RNA assuming various junction shrinkage values, d. If zero shrinkage is assumed (d=0 m, the black curve in figure 5 ), there is an inverse proportionality between the junction size and the RNA value. This result coincides with the results presented in figure 4 . Conversely, a d of -0.25 m resulted in a direct proportionality between the junction size and the RNA value, as shown in the blue curve in figure 5 . If we assume a d of -0.13 m, the RNA product becomes virtually constant regardless of the junction area, as indicated by the red curve in figure 5 . The designed junction diameters of 0.7 m and 0.4 m in figure 2 are reduced to 0.57 m and 0.27 m, which seems to be consistent with the SEM observations. By taking into account a d of -0.13 m, it is possible to re-calculate Jc values for the junctions shown in figure 4 , resulting in a range of 57.6-61.6 kA/cm 2 .
Global variation of junction properties
We verified the global variation of Jc and d. Figure 6 summaries the measured results of six chips (2×5 mm 2 ) with their relative locations within CHIP-A to CHIP-F, representing different areas across the 2in-wafer. The junction shrinkage d of each measured chip was extracted similar to that of the junction area independence of RNA, as shown in figure 5 . The extracted d is virtually constant at -0.13 m for CHIP-A to CHIP-E. CHIP-F showed a slightly larger d value of -0.15 m. The slightly larger d is considered within a reasonable error margin due to the non-uniformity in the RIE etching rate across the wafer, being slightly higher at its periphery than in its center.
Similarly, we extracted the Jc distribution within a range from 40 to 59 A/cm 2 across the wafer. We attribute the variation of Jc to the non-uniformity of the AlN tunnel barrier. The AlN tunnel barrier is deposited by dc reactive sputtering with an 8-inch magnetron cathode.
However, a non-uniform magnetic field on the cathode may lead to a thickness distribution of the AlN tunnel barrier. For future work, a rotational substrate holder for the deposition may address this concern. 4. Conclusion
We have developed a novel fabrication process for deep-sub-micrometer NbN/AlN/NbN epitaxial junctions by EBL and planarization with CMP on a Si substrate. The fabricated junctions showed a clear gap structure with designed junction size as small as 0.4 m in diameter. All junctions have very high sub-gap resistance, RSG, with an RSG/RN ratio over 100, suggesting small leakage currents and a high-quality AlN tunnel barrier. After the initial measurement of the I-V curves, the SiO2 dielectric layer used as the isolation between the base and the wiring layers was removed by wet etching in a BHF solution. By comparing the I-V curves before and after the removal of SiO2, we found that wet etching with BHF has no significant impact on the junction properties. The junction shrinkage, d, was estimated to be 0.13 m from the junction area independence of RNA product, leading to an actual junction diameter of 0.27 m for the design size of 0.4 m. The d across the 2-inch wafer is nearly constant at 0.13 m. A slightly larger shrinkage d was found at the periphery of the wafer due to the differences in the etching rate of NbN during the junction definition. The JC was extracted from chips at different locations and ranged from 40 to 59 A/cm 2 , suggesting a non-uniform AlN tunnel barrier across the wafer. Our newly developed fabrication process for deep-submicrometer NbN/AlN/NbN epitaxial junctions can be applied for a wide range of superconducting electronic applications, such as superconducting qubits, superconducting quantum interference devices (SQUIDs), SFQ logic circuits. 
